

# SMPS control circuit

# SG3524

## DESCRIPTION

This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16-pin dual-in-line package is the voltage reference, error amplifier, oscillator, pulse-width modulator, pulse steering flip-flop, dual alternating output switches and current-limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer-coupled DC-to-DC converters, transformerless voltage doublers and polarity converters, as well as other power control applications. The SG3524 is designed for commercial applications of 0°C to +70°C.

## FEATURES

- Complete PWM power control circuitry
- Single ended or push-pull outputs
- Line and load regulation of 0.2%
- 1% maximum temperature variation
- Total supply current is less than 10mA
- Operation beyond 100kHz

## PIN CONFIGURATION




Figure 1. Pin Configuration

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	SG3524N	SOT38-4
16-Pin Ceramic Dual In-Line Package (CERDIP)	0 to +70°C	SG3524F	0582B
16-Pin Small Outline (SO) Package	0 to +70°C	SG3524D	SOT109-1

## BLOCK DIAGRAM




Figure 2. Block Diagram

## SMPS control circuit

SG3524

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>IN</sub>	Input voltage	40	V
I <sub>OUT</sub>	Output current (each output)	100	mA
I <sub>REF</sub>	Reference output current	50	mA
	Oscillator charging current	5	mA
P <sub>D</sub>	Power dissipation Package limitation Derate above 25°C	1000 8	mW mW/°C
T <sub>A</sub>	Operating temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

## DC ELECTRICAL CHARACTERISTICS

T<sub>A</sub>=0°C to +70°C, V<sub>IN</sub>=20V, and f=20kHz, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
<b>Reference section</b>						
V <sub>OUT</sub>	Output voltage		4.6	5.0	5.4	V
	Line regulation	V <sub>IN</sub> =8 to 40V		10	30	mV
	Load regulation	I <sub>L</sub> =0 to 20mA		20	50	mV
	Ripple rejection	f=120Hz, T <sub>A</sub> =25°C		66		dB
I <sub>SC</sub>	Short circuit current limit	V <sub>REF</sub> =0, T <sub>A</sub> =25°C		100		mA
	Temperature stability	Over operating temperature range		0.3	1	%
	Long-term stability	T <sub>A</sub> =25°C		20		mV/kHz
<b>Oscillator section</b>						
f <sub>MAX</sub>	Maximum frequency	C <sub>T</sub> =0.001 μF, R <sub>T</sub> =2kΩ		300		kHz
	Initial accuracy	R <sub>T</sub> and C <sub>T</sub> constant		5		%
	Voltage stability	V <sub>IN</sub> =8 to 40V, T <sub>A</sub> =25°C			1	%
	Temperature stability	Over operating temperature range			2	%
	Output amplitude	Pin 3, T <sub>A</sub> =25°C		3.5		V <sub>P</sub>
	Output pulse width	C <sub>T</sub> =0.01 μF, T <sub>A</sub> =25°C		0.5		μs
<b>Error amplifier section</b>						
V <sub>OS</sub>	Input offset voltage	V <sub>CM</sub> =2.5V		2	10	mV
I <sub>BIAS</sub>	Input bias current	V <sub>CM</sub> =2.5V		2	10	μA
	Open-loop voltage gain		68	80		dB
V <sub>CM</sub>	Common-mode voltage	T <sub>A</sub> =25°C	1.8		3.4	V
CMRR	Common-mode rejection ratio	T <sub>A</sub> =25°C		70		dB
BW	Small-signal bandwidth	A <sub>V</sub> =0dB, T <sub>A</sub> =25°C		3		MHz
V <sub>OUT</sub>	Output voltage	T <sub>A</sub> =25°C	0.5		3.8	V
<b>Comparator section</b>						
	Duty cycle	% each output "ON"	0		45	%
	Input threshold	Zero duty cycle		1		V
	Input threshold	Maximum duty cycle		3.5		V
I <sub>BIAS</sub>	Input bias current			1		μA
<b>Current limiting section</b>						
	Sense voltage	Pin 9=2V with error amplifier set for maximum out, T <sub>A</sub> =25°C	180	200	220	mV
	Sense voltage T.C.			0.2		mV/°C
V <sub>CM</sub>	Common-mode voltage		-1		+1	V

# SMPS control circuit

# SG3524

## DC ELECTRICAL CHARACTERISTICS (Continued)

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{IN} = 20\text{V}$ , and  $f = 20\text{kHz}$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
<b>Output section (each output)</b>						
	Collector-emitter voltage (breakdown)		40			V
	Collector-leakage current	$V_{CE}=40\text{V}$		0.1	50	$\mu\text{A}$
	Saturation voltage	$I_C=50\text{mA}$		1	2	V
	Emitter output voltage	$V_{IN}=20\text{V}$	17	18		V
$t_R$	Rise time	$R_C=2\text{k}\Omega$ , $T_A=25^\circ\text{C}$		0.2		$\mu\text{s}$
$t_F$	Fall time	$R_C=2\text{k}\Omega$ , $T_A=25^\circ\text{C}$		0.1		$\mu\text{s}$
<b>Total standby current</b>						
	(excluding oscillator charging current, error and current limit dividers, and with outputs open)	$V_{IN}=40\text{V}$		8	10	mA

## THEORY OF OPERATION

### Voltage Reference

An internal series regulator provides a nominal 5V output which is used both to generate a reference voltage and is the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5V supply by

connecting Pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6.0V.

This reference regulator may be used as a 5V source for other circuitry. It will provide up to 50mA of current itself and can easily be expanded to higher currents with an external PNP as shown in Figure 3.




Figure 3. Expanded Reference Current Capability

## TEST CIRCUIT




Figure 4. Test Circuit

SMPS control circuit

SG3524




Figure 5. Output Stage Dead Time as a Function of the Timing Capacitor Value




Figure 6. Oscillator Period as a Function of  $R_T$  and  $C_T$




Figure 7. Amplifiers Open-Loop Gain as a Function of Frequency and Loading on Pin 9

Oscillator

The oscillator in the SG3524 uses an external resistor ( $R_T$ ) to establish a constant charging current into an external capacitor ( $C_T$ ). While this uses more current than a series-connected RC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The charging current is equal to

$3.6 V \div R_T$  and should be kept within the approximate range of  $30\mu A$  to  $2mA$ ; i.e.,  $1.8k < R_T < 100k$ .

The range of values for  $C_T$  also has limits as the discharge time of  $C_T$  determines the pulse-width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figure 5. A pulse width below approximately  $0.5\mu s$  may allow false triggering of one output by removing the blanking pulse prior to the flip-flop's reaching a stable state. If small values of  $C_T$  must be used, the pulse-width may still be expanded by adding a shunt capacitance ( $\approx 100pF$ ) to ground at the oscillator output. [(Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse-width slightly.)] Obviously, the upper limit to the pulse width is determined by the maximum duty cycle acceptable. Practical values of  $C_T$  fall between  $0.001$  and  $0.1\mu F$ .

The oscillator period is approximately  $t = R_T C_T$  where  $t$  is in microseconds when  $R_T = \Omega$  and  $C_T = \mu F$ . The use of Figure 6 will allow selection of  $R_T$  and  $C_T$  for a wide range of operating frequencies. Note that for series regulator applications, the two outputs can be connected in parallel for an effective 0-90% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each output's duty cycle is 0-45% and the overall frequency is one-half that of the oscillator.

External Synchronization

If it is desired to synchronize the SG3524 to an external clock, a pulse of  $\approx +3V$  may be applied to the oscillator output terminal with  $R_T C_T$  set slightly greater than the clock period. The same considerations of pulse-width apply. The impedance to ground at this point is approximately  $2k\Omega$ .

If two or more SG3524s must be synchronized together, one must be designated as master with its  $R_T C_T$  set for the correct period. The slaves should each have an  $R_T C_T$  set for approximately 10% longer period than the master with the added requirement that  $C_T(\text{slave}) = \text{one-half } C_T(\text{master})$ . Then connecting Pin 3 on all units together will insure that the master output pulse—which occurs first and has a wider pulse width—will reset the slave units.

Error Amplifier

This circuit is a simple differential input transconductance amplifier. The output is the compensation terminal, Pin 9, which is a high-impedance node ( $R_L \approx 5M\Omega$ ). The gain is

$$A_v = g_m R_L = \frac{8 I_C R_L}{2kT} \approx 0.002 R_L$$

and can easily be reduced from a nominal of 10,000 by an external shunt resistance from Pin 9 to ground, as shown in Figure 7.

In addition to DC gain control, the compensation terminal is also the place for AC phase compensation. The frequency response curves of Figure 7 show the uncompensated amplifier with a single pole at approximately 200Hz and a unity gain crossover at 5MHz.

Typically, most output filter designs will introduce one or more additional poles at a significantly lower frequency. Therefore, the best stabilizing network is a series RC combination between Pin 9 and ground which introduces a zero to cancel one of the output filter poles. A good starting point is  $50k\Omega$  plus  $0.001\mu F$ .

# SMPS control circuit

# SG3524

One final point on the compensation terminal is that this is also a convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink 200µA can pull this point to ground, thus shutting off both outputs.

While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and is stable in either the inverting or non-inverting mode. Regardless of the connections, however, input common-mode limits must be observed or output signal inversions may result. For conventional regulator applications, the 5V reference voltage must be divided down as shown in Figure 8. The error amplifier may also be used in fixed duty cycle applications by using the unity gain configuration shown in the open-loop test circuit.

### Current Limiting

The current limiting circuitry of the SG3524 is shown in Figure 9.

By matching the base-emitter voltages of Q1 and Q2, and assuming a negligible voltage drop across R<sub>1</sub>:

$$\text{Threshold} = V_{BE}(Q1) + I_1 R_2 - V_{BE}(Q2)$$

$$= I_1 R_2 \cong 200\text{mV}$$

Although this circuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the ±1V common-mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by R<sub>1</sub>C<sub>1</sub> and Q1 provides a roll-off pole at approximately 300Hz.

Since the gain of this circuit is relatively low, there is a transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, threshold is defined as the input voltage required to get 25% duty cycle with the error amplifier signaling maximum duty cycle.

In addition to constant current limiting, Pins 4 and 5 may also be used in transformer-coupled circuits to sense primary current and to shorten an output pulse, should transformer saturation occur. Another application is to ground Pin 5 and use Pin 4 as an additional shutdown terminal: i.e., the output will be off with Pin 4 open and on when it is grounded. Finally, foldback current limiting can be provided with the network of Figure 10. This circuit can reduce the short-circuit current (I<sub>SC</sub>) to approximately one-third the maximum available output current (I<sub>MAX</sub>).




Figure 8. Error Amplifier Biasing Circuits




Figure 9. Current Limiting Circuitry of the SG3524




Figure 10. Foldback Current Limiting