

Data sheet acquired from Harris Semiconductor

CMOS Hex 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

CD40174B consists of six identical 'D'-type flip-flops having independent DATA inputs. The CLOCK and CLEAR inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are simultaneously reset by a low level on the CLEAR input.

The CD40174B types are supplied in 16lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (Hi suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

CD40174B Types

Features:

Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT ±10mA

For T_A = -55°C to +100°C 500mW For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW


FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types).............. 100mW OPERATING-TEMPERATURE RANGE (TA)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C

At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max +265°C

- = 5-V, 10-V, and 15-V parametric rating
- Standardized symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:

- Shift Registers
- Buffer/Storage Registers
- Pattern Generators

TRUTH TABLE FOR 1 OF 6 FLIP-FLOPS

	INPUTS		OUTPUT		
CLOCK	DATA	CLEAR	Q		
	0	1 -	0		
	1	1	1		
	X	1	NC		
Х	Х	0	0		

ENT TEMPERATURE (TA)=25°C


1 = High Level

X = Don't Care

0 = Low Level

RANSITION TIME (1THL. 1TLH)

NC = No Change







Fig. 2- Typical transition time as a function of load capacitance.

CD40174B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is

always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	LIMITS	
	(V)	Min.	Max. UNI	
Supply-Voltage Range (For T _A = Full Package- Temperature Range)	_	3	18	V
	+ -			<u> </u>
Data Catala Ti	.5	40	-	
Data Setup Time, t _{SU}	10	20	_	ns
	15	10	_	
	5	80	_	
Data Hold Time, t _H	10	40	-	ns
	15	30	_	
	5	T -	3.5	
Clock Input Frequency, fCL	10	dc	6	MHz
	15		8	
	5	-	15	
Clock Input Rise or Fall Time, trCL, trCL	10	. –	15	μs
	15	-	15	'
	5	130	_	
Clock Input Pulse Width, tWL, tWH	10	60	_	ns
	15	40	-	1
	5	100	-	
Clear Pulse Width, tWL	10	50	-	ns
***	15	40	-	
e de la companya del companya de la companya del companya de la co	5	0	_	
Clear Removal Time, t _{REM}	10	0	_	ns
***	15	0	-	



Dimensions and pad layout for CD401748H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.






Fig. 3- Typical output low (sink) current characteristics.



Minimum output low (sink) current characteristics.



Typical output high (source) current cheracteristics.





Fig. 6-- Minimum output high (source) current characteristics.

CD40174B Types

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						U	
	v _o	VIN	V _{DD}				rue"	+25			
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	S
Quiescent	_	0,5	5	1	1	30	- 30	-	0.02	1	μА
Device	· —	0,10	10	2	2	60	60	_	0.02	2	
Current, IDD	_	0,15	15 ີ	4	4	120	120	-	0.02	4	ľ
Max.	+ +	0,20	20	. 20	20	600	600	_	0.04	20	1
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current I _{OL} Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1,3	2.6	-	1
	1.5	0,15	15	4.2	- 4	2.8	2.4	3.4	6.8	-	-
Output High (Source) Current,	4.6	0,5	5	0.64	-0.61	-0.42	-0.36	-0.51	-1	_	l _{m/}
	2.5	0,5	: 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
I _{OH} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:		0,5	5		0	.05		1	0	0.05	Г
Low-Level,	- , :	0,10	-10		0	.05			2	0.05	1
V _{OL} Max.		0,15	15		0	.05		-	. 0	0.05	V
Output Voltage:	- 1	0,5	5		4	.95		4.95	5	_	
High-Level,	_	0,10	10		9	.95		9,95	10	- 1	
V _{OH} Min.	_	0,15	TEMPERATURES (°C) Vod Vod		1						
Input Low	0.5,4.5	-	5		1	5		. –	_	1.5	Г
Voltage,	1,9	_	10			3				3	
VIL Max.	1.5,13.5		15			4			-	4	v
Input High Voltage,	0.5,4.5	-	5						_		•
	1,9	-	10	7			7	<u>. 4</u> 77	_		
V _{IH} Min.	1.5,13.5	_	15			11	-	11	_	/	
Input Current	_							-	Paris III		



IN Max.

Fig. 10— Definition of setup, hold, propagation delay, and removal times.




Fig. 7— Typical dynamic power dissipation as a function of CLOCK frequency.





Fig. 8— Typical propagation delay time (CLOCK to OUTPUT) as a function of load capacitance.



ig. 9— Dynamic power dissipation test circuit.




Fig. 11 - Quiescent device current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST	LIMITS			UNITS
	V _{DD} (V)	Min.	Тур.	Max.	
Propagation Delay Time Clock to Output, tpHL, tpLH	5 10 15	 - -	150 70 50	300 140 100	ns ,
Clear to Output, tpHL	5 10 15	- - -	100 50 40	200 100 80	ns
Transition Time, ^t THL ^{, t} TLH	5 10 15	- - -	100 50 40	200 100 80	ns
Minimum Pulse Width, Clock, t _{WL} , t _{WH}	5 10 15	- - -	65 30 20	130 60 40	ns
Clear, t _{WL}	5 10 15	<u> </u>	50 25 20	100 50 40	ns
Minimum Data Setup Time, t _{SU}	5 10 15	<u>-</u>	20 10 0	40 20 10	ns
Minimum Data Hold Time, t _H	5 10 15	- - -	40 20 15	80 40 30	ns
Maximum Clock Frequency, f _{CL}	5 10 15	3.5 6 8	7 12 16		MHz
Maximum Clock Rise or Fall Time, t _r CL, t _f CL	5 10 15	15 15 15	; <u> </u>	- - -	μs
Input Capacitance, C _{IN}		_	25	40	pF
All other			5	7.5	
Minimum Clear Removal Time, tREM	5 10 15	- -	-40 15 10	0 0 0	nş.




Fig. 12 - Input current test circuit.




Fig. 13 - Input voltage test circuit.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated